www/sparc.html - diff

Return to sparc.html CVS log

Up to [local] / www

Diff for /www/sparc.html between version 1.71 and 1.72

version 1.71, 2000/01/26 20:21:34

version 1.72, 2000/01/26 21:05:06

Line 181

<li> sun4m:

<ul>

<li>600MP: The original Sun4m machine. This is a mbus machine

with SBUS and VME machine.

with SBUS and VME busses

<li>LC: 50MHz MicroSPARC-1 based machines

<li>LX: LC with a few more devices

<li>SPARCClassic: 50Mhz MicroSPARC-1 based machine

<li>SS5: MicroSPARC-2 based machines available in 60, 70,

85, 110, and 170 MHz versions

<li>SS4: Reduced cost version of the SS5, only available at 110MHz

<li>SS10: Pizzabox mbus-based machine

<li>SS20: Improved Pizzabox mbus-based machine

<li>CPU5V by Force Computer

<li>CPU5V by Force Computer (MicroSPARC-2)

<li>SPARCbook 3GX and 3GS by Tadpole.

<li>SPARCbook 3GX (110mhz) and 3GS (85mhz) by Tadpole (MicroSPARC-2)

</ul>

<p>

See below for a list of mbus modules that work.

Line 210

Line 211

<ul>

<li> Mbus CPU modules

<ul>

<li> SM100: 40mhz Cypress 7C601

<li> SM30

<li> SM41

<li> SM41: 40Mhz SuperSPARC with 1MB of cache

<li> SM51

<li> SM51: 50Mhz SuperSPARC with 1MB of cache

<li> SM61: 60MHz Supersparc with 1MB of cache

<li> SM61: 60MHz SuperSPARC with 1MB of cache

<li> SM71: 75MHz Supersparc with 1MB of cache

<li> SM71: 75MHz SuperSPARC with 1MB of cache

<li> SM81: 85MHz Supersparc with 1MB of cache

<li> SM81: 85MHz SuperSPARC with 1MB of cache

<li> SM81-2: 85MHz Supersparc with 2MB of cache

</ul>

Line 386

Line 388

<li>SUNW,bpp (parallel port driver)

<li>FAS scsi controllers

<li>FDDI cards

<li>FDDI cards|

<li>Tadpole PCMCIA bridge

</ul>

<hr>